Abstract-Reducing power consumption is an important design objective in energy-constrained embedded and mobile systems. Such systems must be designed to meet functional and often timing requirements facing the challenge of energy restriction. This paper presents a new approach for power management based on ZETA, a mathematical framework that utilizes computational and energy models to provide proofs for optimal clock rate control. Special runtime models are developed to provide optimal values for the CPU clock rate under real-time requirements. The method is suitable for embedded systems which utilize a single task real-time computational model and linear energy models. A special tool called CASTLE is developed to support this approach. CASTLE helps us integrate power management into the operating system or to automatically insert power management into the application code. The tool utilizes as input application-specific data which is conveyed via comments in the source file.
INTRODUCTION
Energy efficiency is a crucial aspect in the development of contemporary embedded systems ranging from industrial systems and urban buildings to modern vehicles and home appliances. Such systems are designed with powermanagement features such as frequency/voltage scaling and low-power operation modes. The problem is that such features must cope with the real-time behavior, which is the defining characteristic of embedded computing. The physical constraints arise through the two ways that computational processes interact with the physical world: 1) reaction to a physical environment; and 2) execution on a physical platform. Moreover, power consumption is an important design metric for battery-powered embedded systems.
Runtime power optimization techniques can be applied for the majority of currently available hardware platforms. An efficient method is to scale the clock frequency according to the current workload. Modern processors allow the application to dynamically vary the clock rate to balance performance versus power consumption. For example, the so-called Dynamic Frequency Scaling (DFS) [1] , dynamically adjusts the CPU frequency to help a system conserve energy or reduce the heat generated by the processor. A key characteristic of DFS is that the method is characterized by very low overhead. Dynamic Voltage Scaling (DVS) [2] is another power reduction technique. In general, DVS exploits slack time by reducing simultaneously clock frequency and supply voltage. Consequently, DVS adapts the performance to the actual requirements of the system. In this way, substantial savings are achieved since the power consumption is proportional to the square of the supply voltage.
Note that in this simple model the total energy for a computation does not depend on the frequency, but a reduced core voltage requires a reduction of the clock frequency and therefore implies a longer overall execution time. These mechanisms are typically managed by the operating system, which provides a software interface to the system functionality. Centralizing the control of the power management mechanisms in the operating system guarantees that all necessary components are notified of any change to the power management state. However, in case of small embedded computers the lack of an operating system makes the integration of power management capabilities more difficult. A solution is to include power management functions into the application code itself. If this is done via software tools that interact with the development environment, the design process will benefit in terms of design time and cost. The design of such software tools requires theoretical foundations, which are based on models. Models as abstractions or reduced representations of a system may vary at runtime. Methods that reconfigure the system state following runtime models may give the design energy optimization that it would not otherwise be able to obtain. In this paper, we present the theoretical foundations and outline the possible implementation of such models for energy optimization.
The rest of this paper is structured as follows. We outline some related work in Section II. An overview of a typical computational model is provided in Section III. Section IV deals with hardware platforms characterized by different clock trees. In Section V, we introduce energy models suitable for modern embedded systems. In Section VI, we briefly describe the ZETA framework. Section VII explains how to make ZETA models dynamic. In Section VI, we present the CASTLE tool and outline its functionality. Our conclusions and future work are presented in the final section.
II. RELATED WORK
There exists a large body of work on power management in embedded systems. Real-time computational models are discussed in [3, 4, 5, 6] . The opportunities for clock frequency scaling under a single task computational model are investigated in [5, 6, 7, 8, 9] . The workload is measured in worst-case number of clock cycles required to complete the task. Power management points and compiler-directed methods are discussed in [10, 11, 12] . Moreover, the effect of limited number of operating frequencies on the power management is investigated in [8] . Linear energy models, the power consumption of the system scales linearly with the clock rate, are adopted in [5, 6, 13 ]. An instrumentation set-up for power measurements and modeling is described in [14] . Embedded systems design models based on energy models are introduced in [5, 13, 15] . A methodology to construct power and cooling predictions is presented in [16] . The goal is to make predictions sufficiently in advance to be able to drive predictive, rather than just reactive, control at runtime.
Other studies have examined frequency and voltage scaling in time-sensitive systems [17, 18, 19] . One approach is to use timing information which is available in real-time systems. This can allow static schedules to be developed such that processor utilization is maximized. Modifications can be made to the schedule on-line in order to make use of slack -time made available by processes which complete before their deadlines.
Weissel and Bellosa [20] measured the effect of frequency scaling on the performance and total power consumption of an XScale-based computer running several benchmarks. They examined the number of memory references and instructions executed at runtime in order to determine the memory dependence of an application, and thus estimate its response to a reduction in CPU frequency (a memory-bound application will be limited by memory speed rather than CPU speed). They determine what CPU core frequency will result in a 10% or less reduction in performance for the process. No voltage scaling is used in this work. Choi et al. [21] refined this work to allow a dynamic rather than static trade-offs between power and performance reduction by characterizing process memory and CPU usage at run-time.
There are several previous studies of the power consumed by actual hardware platforms. The most relevant is that of Miyoshi et al. [22] who examine a set of micro benchmarks running on two different platforms. A concept, called critical power slope, is introduced to explain why for a benchmark program is energy efficient to run only at the highest frequency on one CPU and at the lowest frequency on another processor.
In related research we developed ZETA, a mathematical framework that utilizes computational and energy models to provide proofs for optimal clock rate control [5, 13, 15] .
III. COMPUTATIONAL MODEL
The embedded system functionality can be implemented either in software or in hardware.
where H T is the functionality directed to hardware and S T is the functionality directed to software. In addition, we need to model the partitioning of the functionality into tasks. T task is mapped to the j N hardware block, the task execution time would be ij N clock cycles. Along with the workload, the task's computational model is characterized by a deadline, DLi T , and a period, Pi T . The deadline is the time when all computation must finish. The period is the interval between two consecutive executions. When the processor completes the task ahead of the deadline, it enters a powersaving mode. Fig. 1 shows a real-time computational model. The period accommodates the execution time, ACTi T , and the power-saving period, PSi T . We assume hardware provides the following mechanisms for power management:
• The CPU and embedded peripherals can be individually enabled and disabled. When the CPU is running, the system is in an active mode. If the CPU is switched off, the system is in a power-saving mode.
• The clock rate can be scaled by division of the oscillator frequency. Dynamic clock frequency scaling is an efficient method for power reduction.
• A timer counts the clock cycles to keep track of the workload processed. This is important in case of preemption. show possible relationships between the supply currents in active and power-saving modes. The plots are task-related and depend on the peripherals and memory currently employed. Each task utilizes a different set of instructions. As a result, power variation from task to task can be observed. Moreover, for each task a different set of embedded peripherals runs in parallel with the CPU. An individual, fine-grain energy model should be considered for each timing interval, active and power-saving. We assume that peripherals continue to run when the CPU is in the powersaving mode. Peripherals are enabled and disabled at the beginning and the end of each task according to the current requirements.
The parameters of the energy model for each task can be obtained via power analysis: simulations or physical measurements. Physical measurements are easier to implement and the results are closer to the actual energy signature of the system [14] . A task is repeatedly executed to measure the average current drawn by the system for different clock frequencies. 
VI. THE ZETA FRAMEWORK
Zero Energy Timing Algebra, ZETA, is a mathematical framework which utilizes computational and energy models to provide proofs for optimal clock rate control [5, 13, 15] . The hardware platform outlines ZETA's application space. Two proofs, Theorem 1 and Theorem 2, are related to the single task computational model. Theorem 1. Let under the single task computational model and the A>S energy model the task has a workload of ij N clocks, DLi T deadline and Pi T period of execution. The energy per period is defined on the closed interval for the clock
the energy per period has a minimum for
If the optimal clock frequency is higher than the deadline requirement, the task can be optimized for memory via a compiler mode. If the optimal clock rate is lower than the deadline requirement, there is potential for power reduction and the task should be optimized for speed. 
VII. RUNTIME MODELS FOR ENERGY EFFICIENCY
The energy per period for a certain task can be viewed as a ZETA model for that particular task. The model is influenced by both the interaction with the environment and the hardware platform. The environment provides input for the system. Thus, the workload measured in number of clock periods, ij N , is modified. Along with the input, the interaction with the environment imposes deadlines for computation. If the ZETA model is used as a development model at compile time, all parameters are fixed to their worst-case values. However, if the ZETA model is employed as a runtime model, there would be many task execution instances when the parameters will depart from the worst-case values.
To take this opportunity for power reduction the system must adjust the ZETA model and modify the clock rate accordingly. Fig. 8 illustrates a case when three variables, N p , Tp p and DL p , are used to represent the current circumstances. Once an adaptation for the ZETA model is organized, a runtime adaptation of the system for power reduction is allowed as well. Figure 8 .
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VIII. THE CASTLE TOOL
A tool called CASTLE, Crystal Annealing Software Tool for Low Energy, has been developed to provide computer assistance in the design process of energy-aware embedded systems. If an operating system is available, the tool conveys the ZETA model to introduce power management. If an operating system is not available, CASTLE can be employed as a front-up tool to introduce power management again. Fig. 9 shows how CASTLE interacts with the development environment. The tool utilizes as input the source code. The source code contains in the comment field all data required to build the ZETA model for every task. CASTLE runs the compiler and the performance analyzer, PA, to assess the workload for each task. The tool automatically inserts extra code to implement DFS. CASTLE calculates all optimal clock rates for each task. The tool breaks down the set of input values into a few subsets and calculates an optimal clock rate per subset. These values are used to organize a two-dimension array which is inserted in the code. A power management function is included in the code as well. The function is called before task execution to read an array element and employ it as a division factor for the clock frequency. A typical set of division factors would be
. The array row number, which changes for a particular range of deadlines, is obtained from a variable such as a timer register. The array column number, which changes for a particular range of workloads, is obtained from a specified variable. Along with the energy model, the source code conveys as comment the clock frequency which is a subject of division.
The following example shows a task description. The maximum clock rate would be 32 MHz. The input for T1 task is represented via the variable pN and may vary between 0x0000 and 0x00CF. The behavior interval of pN is split into four subsets. The question marks indicate that the simulator must be used to obtain the workloads [23] . As far as the deadline is specified, the corresponding variable is a timer register, TC1_CV. The deadline may vary between 1000 μs and 4000 μs. The T1 period has a constant length of 8000 μs. In contrast to the single clock rate of 32 MHz, the DFS introduced by CASTLE will consider 16 different clock rates for different instances of execution of T1 according to the current situation.
A straightforward implementation of ZETA assumes the following procedure. The goal of this procedure is to find the lowest clock rate which is higher than the optimum provided by ZETA. Also, the task must meet the deadline under that particular clock rate. k D stands for an element of the set DIV, which contains the division factors for the clock rate.
To move computation from the embedded processor to the CASTLE tool, a two-dimension array, AD, is stored in the memory for each task. The elements of AD are the division factors calculated by CASTLE for each combination of workloads and deadlines.
To organize modulation of the clock rate CASTLE inserts a call to the power management function in the beginning of every task. The power management function reads the parameters pN and pD to convert them into values for p and q. As soon as p and q are available, a division factor is read from AD. The clock rate is modified. In the end of each task the CPU is switched to a power reduction mode. A timer wakes up the CPU in the end of the task's period.
Example applications of models at runtime are related to sensor networks. Sensor networks are a class distributed embedded systems designed to capture and process data. Since the energy is a scarce and usually non-renewable resource, the network's functionality must be viewed from a low-power perspective. The nodes have a limited radio footprint and packets are forwarded in a multihop manner. When a node receives a packet it applies a routing algorithm to select the next relay. The selection task's input varies with the number of neighbors. The task's deadline scales with the packet arrival time. An example using the ZETA model at runtime showed 14% energy reduction. The example utilized input split into three sub-ranges and deadlines broken down into four subranges.
IX. CONCLUSION
This paper presents runtime models for power management based on the ZETA framework. The method is suitable for embedded systems which utilize a single task real-time computational model and linear energy models. We developed CASTLE, a software tool that helps to integrate power management into the operating system or to automatically insert power management into application code. A sensor network example shows a 14% energy reduction for a typical computation task.
Future work is mainly concerned with further development of the CASTLE software tool and its support for runtime models. Along with the well-known principles of autonomic computing [24] , energy efficiency should be considered as another axes, along which autonomous systems are designed.
